Please use this identifier to cite or link to this item:
Title: Integrated simulation of line-edge roughness (LER) effects on sub-65nm transistor operation
Alternative title / Subtitle: from lithography simulation, to LER metrology, to device operation
Authors: Πάτσης, Γεώργιος
Κωνσταντούδης, Βασίλειος
Γογγολίδης, Ευάγγελος
Item type: Conference publication
Conference Item Type: Poster
Keywords: Photoresistance;Φωτοαντίσταση;Λιθογραφία
Subjects: Technology
Issue Date: 18-May-2015
Publisher: SPIE
Abstract: Understanding how CD metrology, lithographic material and processing, affect linewidth roughness (LWR), and finally device operation is of immense importance in future scaled MOS transistors. The goal of this work is to determine the impact of spatial LWR parameters as well as the relative importance of LWR and CD variation on device operation and to connect material and process parameters with these effects. To this end, we examine first the impact of LWR on threshold voltage shifts by using model lines with fractal self-affine characteristics for the simulation of transistor gate morphology. It is found that for resist lines or transistor gates with constant sigma LWR σLWR, the decrease of spatial LWR parameters (correlation length ξ and roughness exponent α) leads to smaller deviations from the designed electrical transistor performance. Second, the effects of photoresist polymer length and acid diffusion length on LWR parameters and transistor performance are investigated. Through the application of a homemade simulator of the lithographic process, it is shown that photoresists with small polymer chains and small acid diffusion lengths form lines with low LWR parameters (r.m.s. LWR σLWR, ξ ,α) and thus lead to transistors with more reliable electrical performance. Furthermore, the related problem of the relative importance of CD variation and LWR on device operation is addressed. We confirm and generalize the findings of previous works according to which CD variation has more drastic effects on threshold voltage shift than LWR.
Language: English
Citation: Patsis, G., Constantoudis, V. and Gogolides, E. (2006) Integrated simulation of line-edge roughness (LER) effects on sub-65nm transistor operation: From lithography simulation, to LER metrology, to device operation. "Emerging Lithographic Technologies X". 24 March 2006. San Jose
Conference: Emerging Lithographic Technologies X
Access scheme: Embargo
License: Αναφορά Δημιουργού-Μη Εμπορική Χρήση-Όχι Παράγωγα Έργα 3.0 Ηνωμένες Πολιτείες
Appears in Collections:Δημοσιεύσεις

Files in This Item:
There are no files associated with this item.

This item is licensed under a Creative Commons License Creative Commons